PCT

WORLD INTELLECTUAL PROPERTY ORGANIZATION International Bureau




G06F 5/06	▲ 4	(11) International Publication Number: WO 00/38045
	A1	(43) International Publication Date: 29 June 2000 (29.06.00)
21) International Application Number: PCT/E	P99/0959	DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE).
30) Priority Data: 09/217,428 21 December 1998 (21.12.)	•	Published With international search report.
71) Applicant: KONINKLIJKE PHILIPS ELECTRON [NL/NL]; Groenewoudseweg 1, NL-5621 BA (NL).		
72) Inventors: ZHENG, Jie; Prof. Holstlaan 6, NL- Eindhoven (NL). KOLB, William, W.; Prof. 6, NL-5656 AA Eindhoven (NL). HABBEN, Ha Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL)	Holstla artmut, F	n
74) Agent: HAAS, Laurens, J.; Internationaal Octrooibu Prof. Holstlaan 6, NL-5656 AA Eindhoven (NL)		•

(54) Title: FIFO UNIT WITH SINGLE POINTER

(57) Abstract

A FIFO unit for buffering serial communications includes a register and a unit for maintaining a single pointer. The single pointer functions as an IN pointer during writes and an OUT pointer during reads. The same circuitry maintains the pointer for both reads and writes to the FIFO. This circuitry preferably includes a single counter. If an error occurs during reading, the single pointer can be reinitialized and reading restarted, without loss of data. The register is not erased until reading is complete.



FOR THE PURPOSES OF INFORMATION ONLY

Codes used to identify States party to the PCT on the front pages of pamphlets publishing international applications under the PCT.

Albania	ES	Spain	LS	Lesotho	SI	Slovenia
Armenia	FI	Finland	LT	Lithuania	SK	Slovakia
Austria	FR	France	LU	Luxembourg	SN	Senegal
Australia	GA	Gabon	LV	Latvia	SZ	Swaziland
	GB	United Kingdom	MC	Monaco	TD	Chad
	GB	•	MD	Republic of Moldova	TG	Togo
-			MG		TJ	Tajikistan
			MK		TM	Turkmenistan
Burkina Paso	GR	Greece			TR	Turkey
Bulgaria	HU	Hungary	ML	Mali	TT	Trinidad and Tobago
	IIR.		MN	Mongolia	UA	Ukraine
			MR	Mauritania	UG	Uganda
		Iceland	MW	Malawi	US	United States of America
		Italy	MX	Mexico	UZ	Uzbekistan
		•			VN	Viet Nam
•	-	•		Netherlands	YU	Yugoslavia
		•		Norway	zw	Zimbabwe
				Poland		
	KR		PT	Portugal		•
			RO	Romania		
			RU	Russian Federation		
=	LI	Liechtenstein	SD	Sudan		
Denmark	LK	Sri Lanka	SE	Sweden		
Estonia	LR	Liberia	SG	Singapore		
				- -		
	Armenia Austria Austria Austria Australia Azerbaijan Bosnia and Herzegovina Barbados Belghum Burkina Faso Bulgaria Benin Brazil Belarus Canada Central African Republic Congo Switzerland Côte d'Ivoire Cameroon China Cuba Czech Republic Germany Denmark	Armenia FI Austria FR Austria GA Azerbaijan GB Bosnia and Herzegovina GE Barbados GH Belghum GN Burkina Faso GR Bulgaria HU Benin IE Brazil IL Belarus IS Canada IT Central African Republic JP Congo KE Switzerland KG Côte d'Ivoire KP Cameroon China KR Cuba KZ Czech Republic LC Germany LI Denmark LK	Armenia Austria Austria FR France Australia GA Gabon Azerbaijan Bosnia and Herzegovina Belghum GR GB Guinea Burkina Faso GR Greece Bulgaria HU Hungary Benin Benin Benin Belarus IL Belarus IS Iceland Canada IT Italy Central African Republic Congo KE Kenya Switzerland KG Kyrgyzstan Côte d'Ivoire Câmeroon China KR Republic of Korea Chana Cuba KZ Kazakstan Ceer France Austral Gabon GB Gabon GB Georgia GB Georgia GB Georgia GB Georgia GB Georgia GI Guinea Brazil HU Hungary Benin IE Ireland II Israel Israel Istaly Israel Is Iceland IT Italy Central African Republic JP Japan Congo KE Kenya Switzerland KG Kyrgyzstan Côte d'Ivoire Câmeroon China KR Republic of Korea Chan Cuba KZ Kazakstan Czech Republic LC Saint Lucia Germany LI Liechtenstein	Armenia FI Finland LT Austria FR Prance LU Australia GA Gabon LV Azerbaijan GB United Kingdom MC Bosnia and Herzegovina GE Georgia MD Barbados GH Ghana MG Belghum GN Guinea MK Burkina Paso GR Greece Bulgaria HU Hungary ML Benin IE heland MN Brazil IL Israel MR Belarus IS Iceland MW Canada IT Italy MX Central African Republic JP Japan NE Congo KB Kenya NL Switzerland KG Kyrgyzstan NO Côte d'Ivoire KP Democratic People's NZ Cameroon Republic JC KR Republic of Korea PL Cuba KZ Kazakstan RO Czech Republic LC Saint Lucia RU Germany LI Liechtenstein SD Denmark LK Srl Lanka SE	Armenia FI Finland LT Lithuania Austria FR Prance LU Luxembourg Australia GA Gabon LV Latvia Azerbaijan GB United Kingdom MC Monaco Bosnia and Herzegovina GE Georgia MD Republic of Moldova Barbados GH Ghana MG Madagascar Belghum GN Guinea MK The former Yugoslav Burkina Paso GR Greece Republic of Macedonia Bulgaria HU Hungary ML Mali Benin IE Ireland MN Mongolia Brazil IL Israel MR Mauritania Belarus IS Iceland MW Malawi Canada IT Italy MX Mexico Central African Republic JP Japan NE Niger Congo KE Kenya NL Netherlands Switzerland KG Kyrgyzstan NO Norway Côte d'Ivoire KP Democratic People's NZ New Zealand Cameroon Republic of Korea PL Poland China KR Republic of Korea PL Portugal Cuba KZ Kazakstan RO Romania Czech Republic LC Saint Lucia RU Russian Federation Germany LI Licchtenstein SD Sudan Denmark LK Srl Lanka SE Sweden	Armenia FI Finland LT Lithuania SK Austria FR Prance LU Luxembourg SN Australia GA Gabon LV Latvia SZ Azerbaijan GB United Kingdom MC Monaco TD Bosnia and Herzegovina GE Georgia MD Republic of Moldova TG Barbados GH Ghana MG Madagascar TJ Belgtum GN Guinea MK The former Yugoslav TM Burkina Paso GR Greece Republic of Macedonia TR Bulgaria HU Hungary ML Mali TT Benin IE hreland MN Mongolia UA Brazil IL Israel MR Mauritania UG Belarus IS Iceland MW Malawi US Canada IT Italy MX Mexico UZ Central African Republic JP Japan NE Niger VN Congo KE Kenya NL Netherlands YU Switzerland KG Kyrgyzstan NO Norway ZW Côte d'Ivoire KP Democratic People's NZ New Zealand Cameroon Republic of Korea PL Poland China KR Republic of Korea PT Portugal Cuba KZ Kazakstan RO Romania Czech Republic LC Saint Lucia RU Russian Federation Germany LI Liechtenstein SD Sudan Denmark LK Srl Lanka SE Sweden

WO 00/38045 PCT/EP99/09597

FIFO unit with single pointer.

BACKGROUND OF THE INVENTION

Field of the invention

The invention relates to FIFO units used for buffering serial data.

5 Related Art

Usually in a serial communication application, a FIFO is used to buffer output data in case access to a data bus is lost. If access to the bus is lost in the middle of a transmission, the output data has to be re-sent from the FIFO when access to the data bus is regained. Normally, the FIFO therefore requires two pointers, an IN pointer and an OUT pointer. Each of these pointers requires circuitry to maintain it.

There has been a long-felt need for simplification of FIFO units. For instance, U.S. Pat. No. 5,732,011 illustrates a FIFO unit where the pointer unit is simplified. The patent speaks of creating a single pointer means, but the pointer means still needs to specify three pointers to operate the FIFO.

15

20

25

10

SUMMARY OF THE INVENTION

The object of the invention is to simplify a FIFO unit.

The simplified FIFO unit has only a single pointer. During reading from the FIFO, the pointer can be reset in response to an interrupt without erasing of the contents of the FIFO unit, so that reading can begin again after the interrupt is over.

BRIEF DESCRIPTION OF THE DRAWINGS

The invention will be described by way of non-limiting example with reference to the following figures:

Fig. 1 shows a FIFO unit in accordance with the invention.

Fig. 2 shows a flowchart indicating the order of operations of the elements of the FIFO unit.

5

10

15

20

25

30

DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS

Fig. 1 shows a FIFO unit in accordance with the invention. This unit includes 32 flip-flops 101 for storing a word in the FIFO unit. The flip-flops 101 together constitute a register.

The FIFO is loaded from the Transmit_data_in line 102 and unloaded from the data_out line 103. Data bits from Transmit_data_in are accepted by the flip-flops 101 in accordance with enable signals EN from DMUX 104. Data bits from the flip-flops 101 are multiplexed by MUX 105 one by one from the Q outputs of the flip-flops 101 to data_out.

Control logic for the FIFO unit includes five-bit counter 106; OR gates 107, 108, 109; and control bit lines: start_transmit 110, fifo_empty 111, tx_transmit 112, reset_n 113, and interrupt 114.

The five-bit counter 106 holds the single pointer which is used both for reading from and for writing to the register 101.

Start_transmit will be held high for the first part of a data transmission. Let us take the example of a 96 bit communication. Not all 96 bits can fit in register 101. They must be taken in three 32-bit pieces. For the first thirty-two bit piece, start_transmit will be held high. After the first thirty-two bits, start_transmit will be forced low again.

As start_transmit goes low, tx_transmit will be forced high and held high until a signal from the receiving device indicates that the current thirty-two bit piece is received. Since writing new data to the register must a) await completion of reading old data from the register and b) occur before tx_transmit goes high again, the register must able to be reloaded between a) and b).

Typically, the ability to reload the register within the allotted time will depend on the register being small. The designer must determine a time t1 between the completion of a previous transmission and the start of a next transmission. The designer must further determine a time t2 necessary to load one bit into the FIFO. The maximum number of bits in the register must then be t1/t2. In the preferred embodiment, the register is 32 bits long. Those of ordinary skill in the art can readily adapt the invention to other numbers of bits, as well, e.g. 64 bits.

As the tx_transmit is forced low again, the fifo_empty line will be forced high to allow the next thirty-two bit piece to be loaded into the register 101.

Reset_n is normally forced low for a single clock cycle when either a thirty-two bit piece has been loaded or when it has been successfully transmitted.

Interrupt is only forced high when there is an error reading from the register 101.

The output of gate 109 is coupled both to an enable input of DMUX 104 and to an input of gate 108. The output of gate 108 is coupled to an increase input to the counter 106. Gate 107 has an inverting input coupled to receive reset_n 113, and a non-inverting input coupled to receive interrupt 114. Either start_transmit 110 or fifo_empty 111 must be high to enable the demultiplexer 104, via the output of gate 109. This output of gate 109 is also an input to gate 108. Either tx_transmit 112 or the output of gate 109 must be high to cause the counter to increment. Reset_n 113 must be low or interrupt 114 must be high to reset the counter 106.

5

10

20

25

30

The output of the counter 106 is coupled both to DMUX 104 and to MUX 105.

Fig. 2 is a flowchart showing the order of operation of the elements of Fig. 1. At 201 the single FIFO pointer, stored in counter 106, is reset to '00000'. Box 202 corresponds to gate 109, if either start_transmit or fifo_empty is high, data is to be loaded per 203 into the register 101.

During loading, gate 108 causes incrementation of the counter 106 to insure updating of the register 101 at the proper bit location. If reset_n goes low during loading, per box 204 control returns to 201. Upon completion of loading after box 210, reset_n will go low at 205, resetting the counter 106.

If tx_transmit is high, per box 206, reading should occur from the register 101. Gate 108 insures that counter 106 is incremented during reading from the register 101 just as it was during writing to the register 101, per box 207. Once the FIFO is empty, fifo_empty will go high at box 208. Then operation should return to box 201. On the other hand, if the interrupt line is high, at 209, then operation should return to box 205, where the pointer is reset and reading of the data in the register 101 will begin again. If the interrupt line is low and the fifo_empty line is low at 209 then operation returns to box 206, to continue reading bits from register 101.

The linear nature of the flow chart of Fig. 2 necessarily fails to reflect all the possibilities of the circuit of Fig. 1, which is actually somewhat parallel in its testing of conditions. For instance, if tx_transmit is low at 206 and if start_transmit or fifo_empty were high, operations would in fact be back at box 203. However, the flow chart gives an intuitive understanding of how the FIFO unit of Fig.1 is intended to be used.

Those of ordinary skill in the art may devise many other embodiments of the single pointer FIFO of the invention, for instance the write enable demultiplexer 104 might be designed to demultiplex the input data rather than the enable signals.

CLAIMS:

25

	1.	A FIFO unit for use	in buffering seria	d communication	comprisin
--	----	---------------------	--------------------	-----------------	-----------

- a. a serial input (102);
- b. a serial output (103);
- c. a fixed number of bit storage units (101), coupled to receive serial data from the
 serial input and to provide serial data to the serial output; and
 - d. means (106) for maintaining a single pointer, which pointer functions as an IN pointer during writes to the storage units and as an OUT pointer during reads from the storage units.
- 10 2. The unit of claim 1 further comprising logic means (107) for, during reading from the FIFO unit but prior to completion of reading, resetting the single pointer in response to an interrupt to allow reading to begin again on the same data.
- 3. The unit of claim 1 wherein the fixed number is determined by a length of time between reading of a previous set of data from the FIFO unit and loading a next set of data to the FIFO.
 - 4. The unit of claim 3 wherein the fixed number is less than 64.
- 20 5. The unit of claim 3 wherein the fixed number is 32.
 - 6. The unit of claim 1 further comprising:
 - a. a write enable demultiplexer (104), coupled between the serial input and the bit storage units, arranged to write a single incoming bit to a first specified one of the bit storage units; and
 - b. a read multiplexer (105), coupled between the bit storage units and the serial output, arranged to read a single outgoing bit from a second specified one of the bit storage units, which first and second specified ones may or may not be the same bit.

WO 00/38045 PCT/EP99/09597

- 7. The unit of claim 4 wherein the means for maintaining comprises a single counter (106) arranged to maintain a single count value corresponding to an IN or OUT pointer, depending on whether a write or read, respectively, is occurring, the counter being coupled to both the read demultiplexer (104) and the write multiplexer (105) for specifying the first or second specified one, depending on whether a write or a read is occurring, respectively.
- 8. The unit of claim 1 wherein the means for maintaining comprises a single counter (106) arranged to maintain a single count value corresponding to a IN or OUT pointer, depending on whether a write or read, respectively, is occurring.

10

5

- 9. The unit of claim 4 further comprising control logic coupled to control the multiplexers and counter, the control logic including
- a. a plurality of control bit input lines (110, 111, 112, 113, 114); and
- b. a plurality of gates (107, 108, 109).

15

30

- 10. The unit of claim 9 wherein the control bit input lines comprise
- a. a start transmit line (110);
- b. a FIFO empty line (111);
- c. a transaction transmit line (112);
- 20 d. a reset line (113); and
 - e. an interrupt line (114).
 - 11. A method for buffering serial data, the method comprising
 - a. loading data into a fixed length storage unit, the loading comprising
- i. initializing (201) a single pointer, using a single pointer maintaining circuit;
 - ii. loading data (203) to a bit pointed to by the single pointer;
 - iii. incrementing (203) the single pointer; and
 - iv. repeating a. ii. and a. iii. until the fixed length storage unit is filled or input data is exhausted;
 - b. upon completion of loading, reading the FIFO, the reading comprising:
 - i. initializing (203) the single pointer, using the single pointer maintaining circuit;
 - ii. reading (207) out a bit pointed to by the single pointer;

WO 00/38045 PCT/EP99/09597

iii. incrementing (207) the single pointer, using the pointer maintaining circuit;

- iv. if an interrupt indication is received (209), restarting reading by returning to b. i.;
- 5 v. repeating b. ii. through b. iv. until all data in the fixed length storage unit is read;
 - c. if more data remains to be transmitted, returning to a; whereby the single pointer functions as an IN pointer of a FIFO during loading and as an OUT pointer of the FIFO during reading.

10

- 12. The method of claim 9 further comprising
- receiving an interrupt during the reading;
- reinitializing the single pointer in response to the interrupt; and
- restarting reading after the interrupt is over.

15

- 13. A FIFO unit for use in buffering serial communication comprising:
- a. serial input means (102);
- b. serial output means (103);
- c. a plurality of storage units (101), coupled to receive serial data form the serial input means and to provide date to the serial output means; and
 - d. control means including
 - i. means for maintaining a single pointer (106) to the storage units; and
- ii. means (107), responsive to an interruption during reading from the storage units, for resetting the pointer without erasing contents of the storage unit, so that data
 can be resent from the FIFO unit after the interruption is over without reloading the FIFO unit.





FIG. 1



INTERNATIONAL SEARCH REPORT

nal Application No

		;	PCT/EP 99,	/09597
A CLASSI IPC 7	FIGATION OF SUBJECT MATTER G06F5/06			
According to	o international Patent Classification (IPC) or to both national classific	ation and IPC		
	SEARCHED			
Minimum do	cournertation searched (classification system followed by classificat G06F	on symposs)		
Documenta	tion searched other than minimum documentation to the extent that	such documents are inclu	uded in the fields se	earched
Electronic d	ata base consulted during the international search (name of data be	se and, where practical,	search terms used	
C. DOCUM	ENTS CONSIDERED TO BE RELEVANT			
Category *	Citation of document, with indication, where appropriate, of the re	event passages		Relevant to claim No.
X	WO 98 12623 A (HONEYWELL INC) 26 March 1998 (1998-03-26)			1-5,8-13
Y	page 11, line 22 -page 13, line	25		6,7
Y	US 5 088 061 A (GOLNABI HABIB E' 11 February 1992 (1992-02-11) column 6, line 13 - line 47; fig	·		6,7
A	US 4 527 233 A (AMBROSIUS III WI ET AL) 2 July 1985 (1985-07-02) claims 1,2,4,6	LLIAM H		1-13
		-/		
X Funt	her documents are listed in the continuation of box C.	Y Patent family	members are listed	in annex.
"A" docume consider "E" earlier of filing of "L" docume which chatto "O" docume other of "P" docume	tegories of otted documents: ent defining the general state of the art which is not dered to be of particular relevance document but published on or after the international state ent which may throw doubts on priority claim(s) or is ofted to establish the publication date of another n or other special reason (as specified) ent referring to an oral disclosure, use, exhibition or means ent published prior to the international filing date but han the priority date claimed	otted to understan invention "X" document of particucarnot be conside involve an inventiv "Y" document of particucarnot be conside document is comb	i not in conflict with d the principle or the dar relevance; the c red novel or cannot re step when the do dar relevance; the dred to involve an in- thed with one or mo ination being obvious	the application but sony underlying the laimed invention be considered to comment is taken alone laimed invention ventive step when the re other such docu- us to a person sidilled
	actual completion of the international search March 2000	Date of mailing of 08/03/2	the international sec 000	arch report
Name and	mailing address of the ISA Europeen Petent Office, P.B. 5618 Patentiaan 2 NL – 2280 HV Rijswijk Tel. (+31–70) 340–2040, Tx. 31 651 epo ni, Fax: (+31–70) 340–3016	Authorized officer Cohen,	В	
		<u>. </u>		

INTERNATIONAL SEARCH REPORT

Inten nel Application No PCT/EP 99/09597

		PCT/EP 99	/ 0959/
	ntion) DOCUMENT8 CONSIDERED TO BE RELEVANT		
Cetegory *	Citation of document, with indication, where appropriate, of the relevant passages	,	Relevant to claim No.
A	"PACKET-PROCESSING FIRST-IN, FIRST-OUT" IBM TECHNICAL DISCLOSURE BULLETIN,US,IBM CORP. NEW YORK, vol. 37, no. 1, 1 January 1994 (1994-01-01), pages 27-28, XP000428692 ISSN: 0018-8689 the whole document		2,10-13
A	US 5 283 763 A (PHAM GIAO N ET AL) 1 February 1994 (1994-02-01) abstract		2,10-13
A .	DE 42 25 181 C (ANT NACHRICHTENTECH) 24 February 1994 (1994-02-24) abstract; figure 3		6,7
			·
			·
	·		

INTERNATIONAL SEARCH REPORT

information on patent family members

Inter mail Application No PCT/EP 99/09597

Patent document cited in search repor	t	Publication date		stent family nember(s)	Publication date
WO 9812623	Α	26-03-1998	US AU	5974482 A 4257297 A	26-10-1999 14-04-1998
US 5088061	A	11-02-1992	EP JP WO	0540665 A 5509190 T 9202018 A	12-05-1993 16-12-1993 06-02-1992
US 4527233	A	02-07-1985	NONE		
US 5283763	A	01-02-1994	JP KR	3108182 A 9406992 B	08-05-1991 03-08-199 4
DE 4225181	С	24-02-1994	NONE		-